RIT will permanently shut down the RIT Wiki (Confluence wiki) on February 2, 2024. Review the Wiki Shut Down Overview for information on alternative tools, exporting content from the wiki, and other FAQs.
5/3/21
Attendees
Jen Indovina
Michael Letterio
Carlos Barrios
Jin Huang
Joe Petro
Dan Popp
Damon May
Audrey Moore
Additional EVT members who are interested
Goals
- Review the final schematic designs.
- Review of the test plans with the stakeholders.
- Update the stakeholders about our risks and plans.
Agenda and discussion notes
Time (mins) | Item | Who | Notes |
|---|---|---|---|
3 | Vision and Accomplishments for the Detailed Design Phase and Progress Report Highlights | Audrey Moore | |
4 | Bike State Logic | Dan Popp | |
2 | Start-up Schematic | Joe Petro | |
2 | Microcontroller Schematic | Joe Petro | |
5 | Voltage Conversion and Charging Schematic | Damon May | |
3 | Power Distribution | Jin Huang | |
3 | Power Sensing | Joe Petro | |
2 | BOM | Jin Huang | |
6 | Test Plans | Audrey Moore | |
1 | Updates to Risk Assessment | Damon May | |
2 | Relevant Links and Plans for MSD2 | Audrey Moore | |
10 | Questions and Answers |
Issues Raised
Decisions Made
- Ensure that we consider different fuse types, such as resetting fuses, that are smaller for our PCB layout.
- Ensure that we are using the correct amp seal connector.
- Ensure that we have a mitigation strategy for Dan being the only firmware designer.
Action items
- Complete a peer evaluation after your review. Recommended template is here
- Consider the fuse options.
- Align on the correct connector type and placement.
- Add a risk for Dan being the only firmware person.